Skip to content

Actions: chipsalliance/verible

ci

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
538 workflow runs
538 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

March 30, 2025 22:26 13m 36s
March 30, 2025 18:53 15m 3s
March 30, 2025 18:46 7m 19s
March 30, 2025 18:26 18m 25s
Merge pull request #2374 from wxllllll/master
ci #4929: Commit 37b7733 pushed by hzeller
March 30, 2025 16:24 1h 41m 7s master
March 30, 2025 16:24 1h 41m 7s
March 30, 2025 16:24 1m 34s
fix(verilog/parser):fix the truncation bug of rejectChar #2372
ci #4926: Pull request #2374 opened by wxllllll
March 28, 2025 15:41 1h 38m 30s wxllllll:master
March 28, 2025 15:41 1h 38m 30s
fix(verilog/parser):fix the truncation bug of rejectChar #2372
ci #4925: Pull request #2373 opened by wxllllll
March 28, 2025 15:37 1h 38m 36s wxllllll:master
March 28, 2025 15:37 1h 38m 36s
Enhanced Alignment Options for Verilog Formatter
ci #4923: Pull request #2368 opened by ButterSus
March 23, 2025 20:18 1h 39m 50s ButterSus:master
March 23, 2025 20:18 1h 39m 50s
Merge pull request #2358 from hzeller/feature-20250216-fix-release
ci #4922: Commit 851d3ff pushed by hzeller
February 17, 2025 07:27 14m 10s master
February 17, 2025 07:27 14m 10s
Fix artifact pattern.
ci #4921: Pull request #2358 opened by hzeller
February 17, 2025 07:27 13m 7s hzeller:feature-20250216-fix-release
February 17, 2025 07:27 13m 7s