Skip to content
View Sourav365's full-sized avatar
  • 02:40 (UTC +05:30)

Block or report Sourav365

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. RTL-to-GDS-Flow-of-an-8-Bit-ALU RTL-to-GDS-Flow-of-an-8-Bit-ALU Public

    VLSI Backend Design Flow / Physical Design Based on Cadence-tools

    Verilog 6

  2. Digit-identification-using-tensorflow-lite-on-ESP32-Cam Digit-identification-using-tensorflow-lite-on-ESP32-Cam Public

    Handwritten digit identification using tensorflow-lite on ESP32 Cam

    C 5 1

  3. UART_Communication_on_Basys3 UART_Communication_on_Basys3 Public

    Verilog 4

  4. SMART-PROGRAMMABLE-WATCH SMART-PROGRAMMABLE-WATCH Public

    It is a smart watch based on ESP8266-01

    C 3

  5. IRIS_dataset-TensorflowLite-on-ESP32 IRIS_dataset-TensorflowLite-on-ESP32 Public

    IRIS_dataset using TensorflowLite on ESP32 microcontroller board

    C 2 1

  6. Seven-Segment-driver-for-Basys-3-FPGA Seven-Segment-driver-for-Basys-3-FPGA Public

    Verilog code for 7 segment driver for Basys 3 FPGA board

    Tcl 2