Popular repositories Loading
-
RTL-to-GDS-Flow-of-an-8-Bit-ALU
RTL-to-GDS-Flow-of-an-8-Bit-ALU PublicVLSI Backend Design Flow / Physical Design Based on Cadence-tools
Verilog 6
-
Digit-identification-using-tensorflow-lite-on-ESP32-Cam
Digit-identification-using-tensorflow-lite-on-ESP32-Cam PublicHandwritten digit identification using tensorflow-lite on ESP32 Cam
-
-
SMART-PROGRAMMABLE-WATCH
SMART-PROGRAMMABLE-WATCH PublicIt is a smart watch based on ESP8266-01
C 3
-
IRIS_dataset-TensorflowLite-on-ESP32
IRIS_dataset-TensorflowLite-on-ESP32 PublicIRIS_dataset using TensorflowLite on ESP32 microcontroller board
-
Seven-Segment-driver-for-Basys-3-FPGA
Seven-Segment-driver-for-Basys-3-FPGA PublicVerilog code for 7 segment driver for Basys 3 FPGA board
Tcl 2
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.