Half-duplex SPI #444
Merged
Half-duplex SPI #444
Conversation
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
jessebraham
approved these changes
Mar 22, 2023
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
This adds half-duplex SPI support including dual and quad SPI, including DMA support.
Examples for all supported targets are included.
The examples need an SPI flash chip with support for quad-SPI. I used GD25Q64C - make sure to enable the QE bit in the status register before connecting HOLD / SIO3
Some of the targets even support OSPI but since I have no way to test that and also, I assume it's not too popular (besides of the on-module flash/ram) it's not included here
Please note: in non-DMA mode we cannot transfer data larger than the FIFO, in DMA mode we can transfer 32k of data