Skip to content

Issues: riscv/riscv-isa-manual

Beta
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

228 Open 846 Closed
228 Open 846 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

How can PTE's reserved bits support "Sparse Address Space"?
#2054 opened May 30, 2025 by haosun86
1
Smrnmi trap vector and cause CSR selection
#2051 opened May 29, 2025 by Steven-Li-Xiaogang
4
Why writing to hgatp.mode with an unsupported MODE value and writing to satp.mode with an unsupported MODE value behave differently？
#2050 opened May 29, 2025 by xt1104
8
wfi execution question
#2049 opened May 28, 2025 by shengqilong
1
Two questions about vector unit-stride mask load/store instruction
#2041 opened May 22, 2025 by wusong-ai
3
Some questions about PTE.D Hardware Behavior
#2039 opened May 22, 2025 by haosun86
6
Extraneous Table in Chapter 35
#2037 opened May 21, 2025 by redyoshi49q
Control Transfer Record CSRs missing from priv-csrs.adoc
#2033 opened May 21, 2025 by topperc
1
2
Smcsrind/Sscsrind miselect/siselect/vsiselect behavior
#2032 opened May 21, 2025 by Steven-Li-Xiaogang
1
What to do with "stripmining"?
#2030 opened May 20, 2025 by kersten1
1
Mismatch between translation supported PA width and implemented PA width
#2020 opened May 16, 2025 by haosun86
1
Confusing content of bitmanip extensions
#2019 opened May 15, 2025 by pfusik
2
Inconsistency of rs1/r1s
#2012 opened May 8, 2025 by bgrayson-mips
5
addi is supposed to be "constant time", including the immediate value, does this mean mv can't be optimized?
#2000 opened May 4, 2025 by programmerjake
11
Is there any information about RISC-V Matrix Extension can be found ?
#1978 opened Apr 18, 2025 by TJU-PanYizhe
1
Zicsr chapter needs clarification on CSR registers versus CSR instructions/addresses
#1966 opened Apr 10, 2025 by kasanovic
epub format doesn't correctly encode 2^XLEN
#1954 opened Apr 5, 2025 by cryptolovi
1
question regarding dcsr.stepie
#1927 opened Mar 26, 2025 by Wen-Tian-Pineapple
should all the explict CSR read/write operation trigger a micro-arch implemented barrier, or followed a FENCE/Sfence operation
#1912 opened Mar 17, 2025 by rock-ifly
3
Should we add an sfence.vma x0, x0 to synchronize after the PMA setting?
#1909 opened Mar 17, 2025 by rock-ifly
5
How does the privileged / unprivileged spec versioning work?
#1874 opened Feb 26, 2025 by Timmmm
4
Remove the note about software strategies in vfirst.m
#1867 opened Feb 19, 2025 by avakar
1
RVA23 extensions with missing or incompete version numbers
#1866 opened Feb 18, 2025 by tariqkurd-repo
3
clarify vector extension documentation
#1863 opened Feb 18, 2025 by tariqkurd-repo
ch6-sepmp -- Whether should we add a sfence.vma after configuring the epmp extension by setting the mseccfg.mmwp/mml bits?
#1859 opened Feb 14, 2025 by rock-ifly
6
ProTip! Mix and match filters to narrow down what you’re looking for.