Some Cortex-M3+ chips (tiva?) only use 3 priority bits. Thus the implementation of `logical` and the number of ceilings must be configurable somehow.