Skip to content

The number of priority bits is implementation dependent #2

Closed
@japaric

Description

@japaric

Some Cortex-M3+ chips (tiva?) only use 3 priority bits. Thus the implementation of logical and the number of ceilings must be configurable somehow.

Metadata

Metadata

Assignees

No one assigned

    Labels

    No labels
    No labels

    Type

    No type

    Projects

    No projects

    Milestone

    No milestone

    Relationships

    None yet

    Development

    No branches or pull requests

    Issue actions